


## CMOS Inverter

**cmosinv**



### Description:

This element models a CMOS inverter gate.

*Form:* cmosinv:<instance name> *n1 n2 n3 n4* <parameter list>

*n1* is the high voltage source (Vdd) terminal,  
*n2* is the input terminal,  
*n3* is the output terminal,  
*n4* is the ground or Vss terminal.

### Parameters:

Parameter	Type	Default Value	Required
vtn: NMOS Threshold Voltage (V)	TR_DOUBLE	1	No
vtp: PMOS Threshold Voltage (V)	TR_DOUBLE	-1	No
un: Effective Mobility of Electrons in NMOS ((cm <sup>2</sup> )/(V-sec))	TR_DOUBLE	500	No
up: Effective Mobility of Electrons in PMOS ((cm <sup>2</sup> )/(V-sec))	TR_DOUBLE	200	No
en: Permittivity of the Gate Insulator in NMOS (F/cm)	TR_DOUBLE	34.515e-14	No
ep: Permittivity of the Gate Insulator in PMOS (F/cm)	TR_DOUBLE	34.515e-14	No
tox: Thickness of the Gate Insulator (cm)	TR_DOUBLE	2.0e-6	No
wn: Channel Width of NMOS (cm)	TR_DOUBLE	50e-6	No
ln: Channel Length of NMOS (cm)	TR_DOUBLE	2.0e-6	No
wp: Channel Width of PMOS (cm)	TR_DOUBLE	50e-6	No
lp: Channel Length of PMOS (cm)	TR_DOUBLE	2.0e-6	No
td: Response Delay Time (sec)	TR_DOUBLE	0	No

### Example:

cmosinv:inverter1 1 2 3 0 td=0.1e-6

### Notes:

This is an analog implementation of a digital inverter gate.

*Known Bugs:*  
No known bugs.

---

*Model documentation:*

$\beta_n = (\text{un})(\text{en})(\text{wn})/(\text{tox})(\text{ln})$   
 $\beta_p = (\text{up})(\text{ep})(\text{wp})/(\text{tox})(\text{lp})$

The operation of the CMOS inverter can be divided into five regions:

Region A:  $0 < V_{in} < V_{Tn}$

PMOS: nonsaturated; NMOS cutoff

$$V_{out} = V_{DD}$$

$$I_{DSn} = I_{DSp} = 0$$

Region B:  $V_{Tn} < V_{in} < V_{DD}/2$

PMOS: nonsaturated; NMOS saturated

$$I_{DSp} = -\beta_p [(V_{DD} - V_{in} - |V_{Tp}|)(V_{DD} - V_{out}) - (0.5)(V_{DD} - V_{out})^2]$$

$$I_{DSn} = -I_{DSp}$$

$$V_{out} = (V_{in} - V_{Tp}) + \frac{\sqrt{(V_{in} - V_{Tp})^2 - 2 V_{DD} (V_{in} - 0.5 V_{DD} - V_{Tp})}}{\beta_n / \beta_p}$$

Region C:  $V_{in} = V_{DD}/2$

PMOS: saturated; NMOS saturated

$$I_{DSp} = -0.5\beta_p [(V_{in} - V_{DD} - |V_{Tp}|)^2]$$

$$I_{DSn} = -I_{DSp}$$

$$V_{in} - V_{Tn} < V_{out} < V_{in} - V_{Tp}$$

Region D:  $V_{DD}/2 < V_{in} < V_{DD} + V_{Tp}$

PMOS: saturated; NMOS nonsaturated

$$I_{DSp} = -0.5\beta_p [(V_{in} - V_{DD} - |V_{Tp}|)^2]$$

$$I_{DSn} = -I_{DSp}$$

$$V_{out} = (V_{in} - V_{Tn}) + \frac{\sqrt{(V_{in} - V_{Tn})^2 - (\beta_p / \beta_n) [(V_{in} - V_{DD} - V_{Tp})^2]}}{\beta_p / \beta_n}$$

Region E:  $V_{in} > V_{DD} + V_{Tp}$

PMOS: cutoff; NMOS nonsaturated

$$V_{out} = V_{SS}$$

---

*References:*

Weste and Eshraghian, *Principles of CMOS VLSI Design*, Addison-Wesley, 1994  
G.M. Glasford, *Digital Electronic Circuits*, Prentice-Hall, 1988

---

### *Sample Netlist:*

The following netlist plots the output voltage of the CMOS gate for an input voltage range of 0 ~ 5V.

#### *\* CMOS Inverter Test*

```
.dc sweep="vsource:Vin" start=0 stop=5 step=0.1
```

```
vsource:Vdd 1 0 vdc=5
```

```
vsource:Vin 2 0
```

```
cmosinv:inverter 1 2 3 0 tr=0.5 tf=0.5
```

```
res:R 3 0 r=1000000
```


```
.out plot term 3 vt in "plot_cmos_inverter.out"
```

```
.end
```

---

### *Validation:*

The output graph from the above netlist is shown below:



---

*Version:* 2003.05.15

---

### *Credits:*

Name	Affiliation	Date	Links
Mazen M Kharbutli	NCSU	April, 2003	<a href="http://www4.ncsu.edu/~mmkharbu">http://www4.ncsu.edu/~mmkharbu</a>
mazen_kharbutli@yahoo.com			