

PELGROM'S MODEL OF MISMATCH (§ 4.6.1) ①

- V_{th} MISMATCH FOR ONE TRANSISTOR - IS APPROXIMATED AS FOLLOWS: (NOTE CONTRADICTION IN § 4.6.1 AND § 5.1.4)

$$\sigma(\Delta V_{th}) \approx \frac{A_{VT}}{\sqrt{WL}}$$

A_{VT} : MISMATCH THRESHOLD COEFFICIENT [$\text{mV}\mu\text{m}$]

PRACTICALLY, A_{VT} CAN BE ESTIMATED AS:

$$A_{VT} (\text{mV}\mu\text{m}) \approx t_{ox} (\text{nm})$$

EXAMPLE

$t_{ox} = 41 \text{ \AA}$ FOR A 180 nm PROCESS, SUPPOSE $W=L=1\mu\text{m}$

$$41 \text{ \AA} = 4.1 \text{ nm}$$

$$\sigma(\Delta V_{th}) = \boxed{4.1 \text{ mV}} \quad \text{STANDARD DEVIATION.}$$

- DIFFERENCES IN SPECIFIC CURRENT ARE ALSO ESTIMATED AS A FUNCTION OF \sqrt{WL} :

$$\sigma\left(\frac{\Delta I_{SQ}}{I_{SQ}}\right) = \frac{A_{\beta}}{\sqrt{WL}} = \sigma\left(\frac{\Delta \beta}{\beta}\right); \quad \beta = \mu C_{ox} \frac{W}{L}$$

$$A_{\beta} \approx 1\%_{\mu\text{m}} - 3\%_{\mu\text{m}} \quad (\text{USE } 3\% \text{ FOR WOLST-CASE)}$$

EXAMPLE: $W=L=1\mu\text{m} \Rightarrow \frac{\Delta I_{SQ}}{I_{SQ}} \approx 3\%$

VALID ONLY IF TRANSISTORS NOT VERY LONG/NARROW

APPLICATION TO CURRENT MIRRORS

$$\left| \frac{\Delta I_D}{I_D} \right| \approx \left| \frac{\partial I_D}{\partial V_{th}} \right| \frac{\Delta V_{th}}{I_D} + \left| \frac{\partial I_D}{\partial I_S} \right| \frac{\Delta I_S}{I_D} \quad (\text{SINCE SIGN OF } \Delta V_{th}, \Delta I_S \text{ UNKNOWN})$$

$$\left| \frac{\partial I_D}{\partial V_{th}} \right| = \left| \frac{\partial I_D}{\partial V_G} \right| = g_{m1} = \frac{2 I_S}{n V_T} (\sqrt{1+i_f} - 1) \quad (\text{FOR ACTIVE})$$

$$\left| \frac{\partial I_D}{\partial I_S} \right| = i_f$$

$$\left| \frac{\Delta I_D}{I_D} \right| \approx \frac{g_m}{I_D} \Delta V_{th} + \frac{i_f}{I_S} \Delta I_S$$

ADDED TO ACCOUNT VARIATIONS IN 2 TRANS.

$$\frac{g_m}{I_D} = \frac{2}{n V_T} \frac{\sqrt{1+i_f} - 1}{i_f} = \frac{2}{n V_T (\sqrt{1+i_f} + 1)}$$

$$\therefore \sigma \left(\frac{\Delta I_D}{I_D} \right)^2 \approx \left[\underbrace{\left(\frac{2}{n V_T} \frac{1}{\sqrt{1+i_f} + 1} \frac{A_{VT}}{\sqrt{WL}} \right)^2}_{\sigma(\Delta V_{th})^2} + \underbrace{\left(\frac{A_\beta}{\sqrt{WL}} \right)^2}_{\sigma \left(\frac{\Delta I_S}{I_S} \right)^2} \right] \times 2$$

$$\sigma \left(\frac{\Delta I_D}{I_D} \right)^2 \approx \left[\left(\frac{2 A_{VT}}{n V_T (\sqrt{1+i_f} + 1)} \right)^2 + A_\beta^2 \right] \frac{2}{WL}$$

• HOWEVER, A MORE ACCURATE EXPRESSION IS

$$\sigma \left(\frac{\Delta I_D}{I_D} \right)^2 = \frac{2}{WL} \left[\left(\frac{A_{VT}}{n V_T} \right)^2 \frac{\ln(1+i_f)}{i_f} + A_\beta^2 \right]$$

BETTER FOR $i_f > 1$, AND SAME FOR $i_f < 1$

EXAMPLE

$n = 1.2$

- FOR A GIVEN PROCESS, $A_{VT} = 4 \text{ mV } \mu\text{m}$, $A_{\beta} = 2 \text{ } \mu\text{m}^2$
 - CALCULATE MINIMUM ^{GATE} AREA FOR $\sigma\left(\frac{\Delta I_D}{I_D}\right) = 5\%$
- IF $i_f = 0.05, 1, 100$

$$WL = \frac{2}{\sigma\left(\frac{\Delta I_D}{I_D}\right)^2} \left[\left(\frac{A_{VT}}{nV_T}\right)^2 \frac{\ln(1+i_f)}{i_f} + A_{\beta}^2 \right]$$

$$WL = \frac{2}{2.5 \times 10^{-3}} \left[16.4 \mu\text{m}^2 \frac{\ln(1+i_f)}{i_f} + 0.4 \mu\text{m}^2 \right]$$

- $i_f = \begin{cases} 0.05 \rightarrow 0.975 & \text{(a)} \\ 1 \rightarrow 0.69 & \text{(b)} \\ 100 \rightarrow 0.046 & \text{(c)} \end{cases}$

$$WL = \begin{cases} 13112 \mu\text{m}^2 \\ 9373 \mu\text{m}^2 \\ 923 \mu\text{m}^2 \end{cases}$$

→ NOTE HUGE EFFECT ON REQUIRED AREA DUE TO INVERSION LEVEL.

• TO DECIDE SIZE OF UNIT TRANSISTOR, USE THE MAXIMUM CHARACTERIZED MOSFET FOR A TECHNOLOGY AS A GUIDELINE. FOR EXAMPLE, IF MAXIMUM SIZE IS $\frac{100 \mu\text{m}}{20 \mu\text{m}}$

(c) COULD BE REALIZED WITH A SINGLE TRANSISTOR $\frac{100 \mu\text{m}}{10 \mu\text{m}}$ (ASSUMING THIS GIVES THE REQUIRED INVERSION LEVEL)

(b) NEEDS 10 UNIT TRANSISTORS $\left(\frac{100 \mu\text{m}}{20 \mu\text{m}}\right)$

(a) NEEDS ≈ 12 UNITS $\left(\frac{100}{20}\right)$