



SIMPLE LOGIC GATES (FROM KEN MARTIN'S BOOK)

CMOS INVERTER :



NOR GATE :




a	b	$\overline{a+b}$
0	0	1
0	1	0
1	0	0
1	1	0

- INPUT IS CAPACITIVE
- OUTPUT NORMALLY CONNECTED TO OTHER CMOS GATES \Rightarrow CAPACITIVE LOAD
- \therefore NO DC CURRENTS, ONLY TRANSIENT CURRENTS TO CHARGE/DISCHARGE CAPACITORS.
- PMOS AND NMOS NETWORKS ARE COMPLEMENTARY (i.e., SWAP SERIES/PARALLEL CONNECTIONS)
- ~~• $(\frac{W}{L})$ RATIOS IN TRANSISTORS~~
- CMOS GATES WORK WITH ANY $(\frac{W}{L})$ RATIO IN TRANSISTORS, HOWEVER, $(\frac{W}{L})$ RATIOS HAVE AN EFFECT IN SWITCHING TIMES AND NOISE MARGIN.

EXAMPLE : DESIGN A CMOS GATE THAT PERFORMS THE FOLLOWING OPERATION : $\overline{a+bc}$

NMOS NETWORK


TWO BRANCHES IN //



• OUTPUT IS LOW WITH $a=1$ OR $bc=1$


PMOS NETWORK : COMPLEMENT OF NMOS:

2 BRANCHES IN SERIES




COMPLETE NETWORK :

NOTE: ROUTING GATE SIGNALS MAY BECOME COMPLICATED




DIGITAL CIRCUIT BLOCKS

THRESHOLD VOLTAGE FOR INVERTER



• THE SMALL-SIGNAL GAIN @ V_{TH} MUST BE GREATER THAN 1 TO ENABLE A GOOD SIGNAL REGENERATION (a.v)




TYPICALLY: $a_v = 50$ LOW-FREQ.

$a_v = 2$ FOR VERY HIGH FREQ.

$a_v \gg 1$


NOISE MARGIN (NM)




OBSERVATION: NM IS MEANINGFUL ONLY IN HIGH-IMPEDANCE LOGIC FAMILIES (ie. CMOS). A BETTER PARAMETER WOULD BE A POWER NOISE MARGIN (EXAMPLE: ECL)

THE HIGHER NM \rightarrow THE LESS LIKELY THE GATE HAS AN INCORRECT OUTPUT DUE TO NOISE.

GATE DELAY, RISE AND FALL TIMES






TRANSIENT RESPONSE

- EXACT ANALYSIS TOO COMPLICATED (ESSENTIALLY INTRACTABLE)
- SIMPLIFICATIONS:
 1. ALL CAPACITANCES CONNECTED TO GROUND
 2. CHARGE/DISCHARGE PRODUCED BY CURRENT SOURCES OR RESISTORS.

CASE 1:



$$\Delta V_0 = \frac{I_{CH}}{C} \cdot \Delta t$$

$$I = C \frac{dV_0}{dt}$$

$$I = \text{CONSTANT} = I_{CH} = C \frac{\Delta V_0}{\Delta t}$$


$$\therefore \Delta t = \frac{C \cdot \Delta V_0}{I_{CH}}$$

~~$\Delta V_0 = I_{CH} \Delta t$~~

OBSERVATIONS:


1. THE CAPACITANCE OF CRITICAL NODES MUST BE MINIMIZED
2. MINIMIZE VOLTAGE CHANGES AT CRITICAL NODES
3. MAXIMIZE CURRENTS FOR CHARGING/DISCHARGING CAPS.

CASE 2:



$$V_0(t_2) = V_{0\infty} - \underbrace{(V_{0\infty} - V_0(t_1))}_{\Delta V} e^{-\frac{\Delta t}{\tau}}$$


$$\tau = R_{CH} C_L$$



SOLVE FOR $\Delta t = \tau \ln \left(\frac{V_{o1} - V_{ot1}}{V_{o1} - V_{ot2}} \right)$

$$\Delta t = R_{CH} C_L \ln \left(\frac{V_{DD} - V_{o1}}{V_{DD} - V_{o2}} \right)$$

RC APPROXIMATION OF A CMOS INVERTER TRANSIENT RESPONSE



$$t_{+70\%} = R_p C_L \ln \left(\frac{3.3V - 0}{3.3V - 2.3V} \right) = 1.2 R_p C_L$$

MEASURE $t_{+70\%}$ BY SIMULATION; $C_L = 0.05pF$
 $t_{+70\%} = 0.19 ns$

$$\therefore R_p \approx \frac{t_{+70\%}}{1.2 C_L} = 3.2 k\Omega$$

• THAT VALUE OF R_p IS FOR A PMOS WITH $L = L_{min}$ AND $W = 5.5\mu m \Rightarrow R_p$ FOR A $1\mu m$ PMOS:

$$R_p = 3.2 k\Omega \times 5.5\mu m = 17.6 k\Omega\mu m$$

$$\therefore R_p \approx \frac{17.6 k\Omega\mu m}{W}$$

\therefore IF C_L DOES NOT HEAVILY DEPEND ON W , THIS PROCEDURE CAN BE USED TO DETERMINE THE WIDTHS OF NMOS AND PMOS FOR GIVEN DELAY TIMES.

THRESHOLD VOLTAGE OF A CMOS INVERTER

$$I_{D1} = \frac{k'_n}{2} \left(\frac{W}{L} \right)_1 (V_{TH} - V_{tn})^2$$

$$I_{D2} = \frac{k'_p}{2} \left(\frac{W}{L} \right)_2 \left(V_{DD} - V_{TH} + V_{tp} \right)^2$$

MAKE $I_{D1} = I_{D2} \Rightarrow V_{TH} = \frac{V_{tn} + (V_{DD} + V_{tp}) \sqrt{\frac{\mu_p (W/L)_2}{\mu_n (W/L)_1}}}{1 + \sqrt{\frac{\mu_p (W/L)_2}{\mu_n (W/L)_1}}}$

NOTE: $\left(\frac{W}{L}\right)_2 \uparrow \Rightarrow V_{TH} \uparrow$

EXAMPLE: $\mu_n = 545 \frac{cm^2}{Vs}$, $\mu_p = 130 \frac{cm^2}{Vs}$, $V_{th} = 0.8V$
 $V_{tr} = -0.9V$
 $V_{DD} = 3.3V$

$$\left(\frac{W}{L}\right)_1 = \frac{1.2}{0.6} \quad \left. \vphantom{\left(\frac{W}{L}\right)_1} \right\} V_{TH} = 1.4V$$

$$\left(\frac{W}{L}\right)_2 = \frac{1.8}{0.6}$$



$$NMH = V_{DD} - 1.4V = 1.85V$$

$$NML = V_{TH} = 1.4V$$

IF $\left(\frac{W}{L}\right)_2 = \frac{1.2}{0.6} \rightarrow V_{TH} = 1.32V$ (LOWER)

$\left(\frac{W}{L}\right)_2 = 4\left(\frac{W}{L}\right)_1 \rightarrow V_{TH} = 1.65V$ (CLOSER TO MIDDLE)

TRANSIENT RESPONSE OF INVERTER



$R_{eq} \rightarrow$ FIRST MORE CURRENT, THEN LESS

AT 'a', $V_{DS} = V_{DD} - V_{in} \Rightarrow I_{D_a} = \frac{k'}{2} \left(\frac{W}{L}\right)_1 (V_{DD} - V_{in})^2$

$$R_{eq} = \frac{V_{out}}{I_{D_a}} = \frac{2}{k' \left(\frac{W}{L}\right)_1 (V_{DD} - V_{in})}$$

THIS UNDERESTIMATES FALL TIME \rightarrow USE 2.5 INSTEAD:

$$R_{eq1} = \frac{2.5}{k'_n \left(\frac{W}{L}\right)_1 (V_{DD} - V_{in})}$$

$$R_{eq2} = \frac{2.5}{k'_p \left(\frac{W}{L}\right)_2 (V_{DD} + V_{tr})}$$


$$t_r \sim R_{eq1} C_L \ln(\dots)$$

$$t_{-70\%} \sim 1.2 R_{eq1} C_L$$

$$t_{+70\%} \sim 1.2 R_{eq2} C_L$$

EFFECT OF TRANSISTOR SIZES ON TRANSIENT RESPONSES

27^v



$$C_{gs} \approx WLC_{ox} \quad (\text{VERY ROUGH APPROXIMATION})$$

NOTE: TRANSISTORS NOT ALL THE TIME IN ACTIVE REGION \rightarrow GOING FROM CUTOFF TO TRIODE.

$$C_L \approx 2C_{ox}L(W_n + W_p)$$

$$t_{arr} \approx 1.2 C_L \frac{R_{eq1} + R_{eq2}}{2}$$

• IF $W_p = W_n = W \Rightarrow C_L \approx 4LC_{ox}W$

$$t_{arr} \approx 1.2 \times 4C_{ox}LW \times \frac{1}{2} \left[\frac{2.5}{k_n \frac{W}{L} (V_{DD} - V_{tn})} + \frac{2.5}{k_p \frac{W}{L} (V_{DD} + V_{tp})} \right]$$

$\therefore t_{arr}$ INDEPENDENT OF $W \rightarrow$ BETTER MAKE $W = W_{min}$

• IF ROUTING OR SIDEWALL CAPACITANCES ARE IMPORTANT, THEN INCREASING W ~~INCREASES~~ REDUCES t_{arr}

• CAN DELAY BE OPTIMIZED AS A FUNCTION OF $\frac{W_p}{W_n}$?

$$\left(\frac{W_p}{W_n}\right)_{OPT} = \sqrt{\frac{\mu_n}{\mu_p}} \quad (\text{BY TAKING } \frac{dt_{arr}}{d(\frac{W_p}{W_n})} = 0 \text{ AND ASSUMING } |V_{tp}| = V_{tn})$$


• $\sqrt{\frac{\mu_n}{\mu_p}}$ TYPICALLY = 1.5

• THE AVERAGE DELAY INCREASES ONLY AROUND 5% IF $\frac{W_p}{W_n} = 1$, SO FREQUENTLY THIS IS USED TO SAVE SPACE


• AGAIN, IF ROUTING OR LOADING CAPS DOMINATE $W_p > W_n$ IS ALWAYS BETTER.

CMOS GATE DESIGN



EXAMPLE:





- FIRST: IMPLEMENT d:




- THEN AND C




- PMOS; DO COMPLEMENT:



NOTE: CAN BE SIMPLIFIED BUT THERE IS NO AUTOMATIC WAY.



COMPLETE GATE




NOTE: WORST DELAY HAPPENS ~~WHEN~~ WHEN INPUTS PRODUCE MOST TRANSISTORS IN SERIES.

SERIES → ADD Ls
PARALLEL → ADD Ws

EQUIVALENT RESISTANCE PROPORTIONAL TO $\frac{1}{(\frac{W}{L})^2}$

DIFFERENTIAL CMOS



ADVANTAGES :

- FEW PMOS TRANSISTORS
- NO INVERTERS NECESSARY → ELIMINATE DELAYS AND SAVE SPACE.
- FREQUENTLY LESS AREA. (BUT ROUTING MAY BE MORE DIFFICULT)
- LESS SENSITIVE TO NOISE.

OBSERVATION: NMOS NETWORKS ~~SHD~~ MUST BE ABLE TO PULL DOWN VOLTAGE OF CONDUCTING PMOS.