



FABRICATION PROCESS (CH-2)

§ 2.2.2, 2.2.3, 2.2.4-8
§ 2.3

1) FABRICATION TECHNIQUES

• PHOTOLITHOGRAPHY




NOTE LATERAL DIFFUSION


CAN BE ACHIEVED BY

- SOLID-STATE DIFFUSION
- ION IMPLANTATION

• SOLID-STATE DIFFUSION




HEAT $1100^\circ C$ FOR ONE HOUR



• ION IMPLANTATION

IONS ARE DIRECTED AT HIGH VELOCITY TO THE SILICON. THEY PENETRATE THE SURFACE TO A DEPTH $< 0.1 \mu m$ TO $0.6 \mu m$. THEN THE SAMPLE IS HEATED TO ALLOW THE IONS TO ANNEAL WITH THE CRYSTAL STRUCTURE. \rightarrow BETTER THAN DIFFUSION BECAUSE IMPURITIES CAN BE BETTER CONTROLLED AND MAX. CONCENTRATION DEPTH CAN ALSO BE CONTROLLED.


LOCAL OXIDATION




POLYSILICON DEPOSITION

- DEPOSIT ~~THE~~ POLY LAYER
- RECH MASK AND REMOVE UNWANTED PARTS (AS WITH SiO_2)

2) CMOS PROCESS (SAMPLE)




THIN OXIDE IS IMPLANTED TO ADJUST THRESHOLD VOLTAGES.




PREVENT THE FORMATION OF TRANSISTORS WITH REGULAR METAL AND POLY TRACES (V_t BECOMES HIGHER THAN SUPPLY VOLTAGE)

NOTE THE MATERIAL AROUND THE DRAIN AND SOURCE EXTERNAL PERIMETER IS DIFFERENT THAN THE SUBSTRATE.



THIN OXIDE ONLY UNDER GATE


NOTE G-D AND G-S OVERLAP.



DEEP-SUB MICRON PROCESS DIFFERENCES

(250, 180, 130, 90, 65 nm)


- DEVICES ISOLATED BY SHALLOW TRENCH ISOLATION (STI) INSTEAD OF LOCOS



- n+ POLY FOR NMOS, p+ POLY FOR PMOS
- SHALLOW - SOURCE-DRAIN EXTENSIONS USED TO REDUCE SHORT-CHANNEL EFFECTS
- SILICIDED SOURCE, DRAIN AND GATES TO REDUCE SHEET RESISTANCES (SALICIDATION)

INTERCONNECTIONS


- CONVENTIONAL METALLIZATION USES AL AND TUNGSTEN TO PLUG-IN CONTACT HOLES.
- MULTI-LAYER INTERCONNECTIONS USE THICKER TRACKS IN UPPER LAYERS AND HIGHER LAYER SEPARATIONS TO REDUCE PARASITIC CAPACITANCES



(SHOW MAIN PARAMETERS FROM BOOK)


2"

TRIPLE-WELL PROCESS (REQUIRES EXTRA MASK)




ADVANTAGE: BETTER ISOLATION BETWEEN TRANSISTORS AND SUBSTRATE. ALSO ALLOWS ~~FLOATING~~ NON-GROUNDED SUBSTRATES FOR NMOS DEVICES.

~~RESISTIVITY~~
~~RESISTIVITY~~ MOS TRANSISTOR LAYOUT



- PMOS IS SIMILAR WITH THE ADDITION OF NWELL
- NORMALLY WE WANT TO MINIMIZE AREA → REDUCE COST.

RESISTIVITY OF DIFFUSED LAYERS



$$R = \rho \frac{L}{WT} = \left(\frac{\rho}{T} \right) \frac{L}{W}$$

CAN BE CHANGED IN LAYOUT


$$R = R_{\square} \frac{L}{W}$$

$$R_{\square} := \frac{\rho}{T} \quad \left(\frac{\Omega}{\square} \right)$$

EXAMPLE: $L = 50 \mu m$, $W = 5 \mu m$, $R_{\square} = 200 \frac{\Omega}{\square}$

$$\frac{L}{W} = 10 \square \quad R = 10 \square \times 200 \frac{\Omega}{\square} = 2 k\Omega$$

NOTE:



HAVE SAME RESISTANCE

EFFECTIVE CHANNEL LENGTH

$$L_{eff} = L_{drawn} - 2L_d, \quad L_d : \text{LATERAL DIFFUSION LENGTH}$$

EXAMPLE : 0.4 μm PROCESS : $L_{drawn} = 0.4 \mu\text{m}$
 $L_d = 0.09 \mu\text{m}$

\therefore ADD $2 \times L_d$ TO EFFECTIVE LENGTH IN CALCULATIONS

$$I_d = \frac{k'}{2} \frac{W}{L_{eff}} (V_{GS} - V_t)^2$$

\leftarrow SHOULD BE USED ALWAYS.

SERIES DRAIN/SOURCE RESISTANCE

$$R_D = N_{RD} \times R_{SH}$$
$$R_S = N_{RS} \times R_{SH}$$

R_{SH} : SHEET RESISTANCE OF DRAIN/SOURCE $\left(\frac{\Omega}{\square}\right)$

N_{RS}, N_{RD} : NUMBER OF SQUARES IN DRAIN/SOURCE.

INTRINSIC CAPACITANCE (ACTIVE REGION)


$$C_{gs} = \frac{2}{3} W L_{eff} C_{ox}$$

OVERLAP CAPACITANCE

$$C_{ol} = W L_d C_{ox}$$


TOTAL : $\left\{ \begin{array}{l} \text{GATE-SOURCE} : C_{gs} + C_{ol} \\ \text{GATE-DRAIN} : C_{ol} \end{array} \right.$

JUNCTION CAPACITANCES



THESE CAPACITANCES ARE BIAS-DEPENDENT.

EXAMPLE :




$$C_{jsw0} = 0.5 \frac{fF}{\mu m}$$

$$C_{j0} = 0.08 \frac{fF}{(\mu m)^2}$$

$$\left. \begin{matrix} C_{jsw} = 34 fF \\ C_j = 36 fF \end{matrix} \right\} C_{db0} = 70 fF$$

↑ ZERO BIAS




$$C_{db} = \frac{C_{db0}}{\sqrt{1 + \frac{V_{DB}}{\psi_0}}}$$

← JUNCTION POTENTIAL (ASSUME 0.65V)

$$C_{db}(5V) = 24 fF$$

RESISTORS

- DIFFUSED RESISTORS



- POLY RESISTORS

- WELL RESISTORS

- MOS DEVICES IN TRIODE REGION :

$$R = \frac{1}{\frac{\partial I_D}{\partial V_{DS}}} = \frac{L}{W} \underbrace{\frac{1}{k'(V_{GS} - V_t - V_{DS})}}_{R_D}$$

$$R_D = \frac{1}{k'(V_{GS} - V_t - V_{DS})}$$

↑
OF CHANNEL


DEPENDS ON V_{DS} BUT OK IF $V_{DS} \ll V_{OV}$

(ADD CAPACITORS, LATCH-UP, DETERMINATION OF PARAMETERS)

CAPACITORS

6

- POLY-POLY CAPACITORS



• MATCHING UP TO 0.05% IN SAME IC. (BUT COULD BE ISOLATED WELL)

- MOS TRANSISTOR GATES → NONLINEAR, BUT OK WHEN VALUE IS NOT CRITICAL.


- MIM CAPACITORS (METAL-INSULATOR-METAL)

PROCESS HAS THE OPTION OF USING A THIN OXIDE BETWEEN 2 METAL LAYERS

CMOS18 → METAL 5 AND METAL 6 (CTM IS THIN OXIDE)


- LATERAL CAPACITORS

(LESS AREA IN V_{SMALL} GEOMETRY TECHNOLOGIES.)




SAME LAYER.

LATCHUP



INVERTER



- INITIALLY Q_1, Q_2 ARE CUT OFF.
- IF CURRENT IS INJECTED IN SUBSTRATE (DUE TO A TRANSIENT, FOR EXAMPLE), VOLTAGE DROP IN R_1 CAN TURN ON Q_1 → PRODUCES CURRENT IN R_2 → TURNS ON Q_2 → SHORT CIRCUIT BETWEEN V_{DD} AND GROUND (LATCH UP)
- SOLUTION IS TO PUT MANY SUBSTRATE/WELL CONTACTS TO REDUCE R_1, R_2 .