


EELE 5131 : SOLUTIONS TO ASSIGNMENT #3 (2019) ①



(MAKE SURE SUBSTRATE CONTACTS ARE SHOWN)

2)

$$\left. \begin{array}{l} I_{in} = 3 \mu A \\ I_{out} = 2 \mu A \end{array} \right\} \frac{I_{out}}{I_{in}} = \frac{2}{3}$$

$$V_{DD} = 1.8 V$$

$$V_{out \max} = 1.6 V \quad (\text{PMOS MIRROR})$$

$$\sigma \left(\frac{\Delta I_o}{I_o} \right) \text{ DUE TO MISMATCH} \leq 2\%$$

$$A_{VT} = 4.1 \text{ mV} \mu\text{m}, \quad A_{\beta} = 0.03 \mu\text{m}$$

$$\frac{\Delta I_o}{I_o} \leq 3\% \text{ FOR } \Delta V_{out} = 1V$$

MINIMIZE GATE AREA

• PMOS PARAMETERS FROM TUTORIAL :

$$V_{th} = -438 \text{ mV}$$

$$I_{se} = 1.13 \times 28.8 \text{ nA} = \underline{32.6 \text{ nA}}$$

$$n \approx 1.32$$

$$\left| \frac{\partial X_D}{\partial V_{DS}} \right| = \frac{10 \mu\text{m}}{290 \text{ nA}} \times \frac{0.8 \text{ mA}}{200 \text{ mV}} \approx 0.137 \frac{\mu\text{m}}{V}$$

②

$$\frac{\Delta V_{out}}{\Delta I_{out}} \leq r_o = \frac{L_{eff}}{I_{out} \times \left| \frac{\partial X_D}{\partial V_{DS}} \right|} \quad (1)$$

~~$\frac{\Delta I_{out}}{I_{out}} \times L_{eff} \geq \Delta V_{out} \times \left| \frac{\partial X_D}{\partial V_{DS}} \right| \times \frac{1}{\left(\frac{\Delta I_{out}}{I_{out}} \right)}$~~


$$(1) \quad L_{eff} \geq 4.57 \mu m$$

$$(2) \quad V_{out_{max}} = V_{DD} - V_{DS_{SAT}} = V_{DD} - V_T (\sqrt{I_{in}} + 3)$$

$$i_{f_{max}} = \left(\frac{V_{DD} - V_{out_{max}}}{V_T} - 3 \right)^2 - 1 = 21.02 \quad (2)$$


$$(3) \quad \text{FOR GAIN} = \frac{2}{3} \Rightarrow$$

CIRCUIT 1



OR

CIRCUIT 2



• IN BOTH CASES, THE CURRENT GAIN $M_1 S M_2 T_1$ IS GIVEN BY :

$$\sigma\left(\frac{\Delta a_i}{a_i}\right)^2 = \sigma\left(\frac{\Delta I_{in}}{I_{in}}\right)^2 + \sigma\left(\frac{\Delta I_{out}}{I_{out}}\right)^2 \quad (3)$$

$$= \left(\frac{1}{\text{AREA OF } M_1} + \frac{1}{\text{AREA OF } M_2} \right) \left[\left(\frac{A_{VT}}{nV_T} \right)^2 \frac{\ln(1+i_f)}{i_f} + A_\beta^2 \right]$$

$$= \left(\frac{1}{3WL} + \frac{1}{2WL} \right) \left[\left(\frac{A_{VT}}{nV_T} \right)^2 \frac{\ln(1+i_f)}{i_f} + A_\beta^2 \right]$$

$$= \left(\frac{1}{2} + \frac{1}{3} \right) \frac{1}{WL} \left[\left(\frac{A_{VT}}{nV_T} \right)^2 \frac{\ln(1+i_f)}{i_f} + A_\beta^2 \right]$$

(WL IS THE AREA OF A UNIT TRANSISTOR.)

• FOR MINIMUM AREA, CHOOSE $i_{f \max}$ FOR 2 REASONS:

1) $I_D \propto \frac{W}{L} i_f$, GIVENTHAT L IS FIXED, A HIGHER i_f MEANS LOWER W.

2) $\sigma\left(\frac{\Delta a_i}{a_i}\right)^2$ DECREASES WITH $i_f \Rightarrow$ LESS (WL) REQUIRED

$$(WL)_{\min} = \underline{6.4 \mu m^2} \quad \text{FOR ONE UNIT TRANSISTOR}$$

$$(i_f = 20)$$

• TRY SERIES CONFIGURATION:

$$L_{2 \uparrow} \Rightarrow 4.57 \mu m \Rightarrow L_2 = 6 \mu m \Rightarrow \underline{L_U = 2 \mu m}$$

COULD USE $1.6 \mu m$

$$I_{out} \approx I_{sq} \times \frac{W_U}{3L_U} \times i_f$$

$$3 \times 1.6 \mu m = 4.8 \mu m$$

↑
NEGLECTING C_D

④

$$2\mu A = 32.6nA \times \frac{WU}{3 \times 2\mu m} \times 20 \Rightarrow WU = 18.40\mu m$$

$$\frac{WU}{LU} = \frac{18.40\mu m}{2\mu m}$$

FOR SERIES
AREA_U = 36.8 μm² > 6.4 μm² OK

• TRY PARALLEL

$$LU = 4.6\mu m$$

$$2\mu A = 32.6nA \times \frac{WU \times 2}{4.6\mu m} \times 20 \Rightarrow WU = 7.06\mu m$$

FOR PARALLEL
AREA_U = 32.5 μm² > 6.4 μm² OK

∴ BOTH TOPOLOGIES GIVE ABOUT THE SAME AREA. (FOR THIS PARTICULAR SET OF VALUES)

(PARALLEL IS A LITTLE BETTER)


(* ACTUALLY SERIES WITH LU = 1.6 μm IS BETTER AREA_U = 23.5 μm²)


FINAL DESIGN: • PARALLEL TOPOLOGY (CIRCUIT 2)

• UNIT TRANSISTOR $\frac{WU}{LU} = \frac{7.1\mu m}{4.6\mu m}$

3) LAYOUT SHOULD USE SOME DEVICE MATCHING TECHNIQUES:

- SAME SHAPE AND SIZE OF UNIT TRANSISTORS
- MINIMUM DISTANCE BETWEEN
- NICE TO USE COMMON CENTROID
- SAME ORIENTATION
- SAME SURROUNDINGS: ADD DUMMY DEVICES





NOTE: METAL 2 DOES NOT NEED SYMMETRY AS IT IS AT AN UPPER LEVEL.

4) $W = 10 \mu\text{m}$
 $L = 1 \mu\text{m} \Rightarrow L_{\text{eff}} = 1 \mu\text{m} - 2 \times 20 \text{nm} = 0.96 \mu\text{m}$

$A_D = 0.48 \mu\text{m} \times 10 \mu\text{m} = 4.8 \mu\text{m}^2$

$PD = (0.48 + 10 \mu\text{m}) \times 2 = 20.96 \mu\text{m}$

$i_F = 10$, $I_{\text{sat}} \approx 132 \text{ nA}$, $n \approx 1.3$, $V_{\text{th}} = 418 \text{ mV}$

USE ACM EXTRACTED VALVES FROM TUTORIAL

a) $I_D = 132 \text{ nA} \times \frac{10 \mu\text{m}}{0.96 \mu\text{m}} \times 10 \approx 14 \mu\text{A}$

$V_G = V_{\text{th}} + n V_T \underbrace{4(10)}_{\approx 2.2} = 492 \text{ mV}$

b) EXTRINSIC:

JUNCTION CAPACITANCE:

$C_j = \frac{1 \text{ fF} / \mu\text{m}^2 \times 4.8 \mu\text{m}^2}{\left(1 + \frac{0.492 \text{ V}}{0.69 \text{ V}}\right)^{0.36}} = 3.95 \text{ fF}$

⑥

$$C_{jsw} = \frac{0.2 \frac{fF}{\mu m} \times 20.96 \mu m}{\left(1 + \frac{0.492V}{0.69V}\right)^{0.2}} = 3.76 fF$$

$$C_{gs0} = 3.7 fF$$

$$\text{TOTAL EXTRINSIC: } 7.71 fF + 3.7 fF = \boxed{11.41 fF}$$

• INTRINSIC:

$$C_{gs} + C_{gb} = \frac{2}{3} C_{ox}' \left(\frac{1+2\alpha}{1+\alpha^2} \left(\frac{\sqrt{1+i_f'} - 1}{\sqrt{1+i_f'}} \right) \right) + \frac{n-1}{n} (C_{ox}' - C_{gs} - C_{gd})$$

↓
NEGUGIBLE
SINCE DEVICE
IS ACTIVE

$$1 - \frac{n-1}{n} = \frac{n - n + 1}{n} = \frac{1}{n}$$

$$C_{gs} + C_{gb} \approx \frac{1}{n} C_{gs} + \frac{n-1}{n} C_{ox}'$$

$$i_f = 10 \Rightarrow \alpha \approx \frac{1}{\sqrt{11}} = 0.301$$


$$\frac{\sqrt{11} - 1}{\sqrt{11}} = 0.7$$

$$\begin{aligned} C_{gs} + C_{gb} &\approx \frac{1}{n} \times 0.211 C_{ox}' + \frac{n-1}{n} C_{ox}' \\ &= 0.393 C_{ox}' = 0.393 \times 80.74 fF \\ &= \underline{\underline{31.7 fF}} \end{aligned}$$

INTRINSIC
∴ GATE CAPACITANCE IS DOMINANT

$$\text{TOTAL CAPACITANCE TO GROUND} = \underline{50.8 \text{ fF}}$$

c)



$$g_m = g_{m0} = \frac{2I_s}{nV_T} (\sqrt{1+V_s} - 1) = 0.188 \text{ mS}$$

$$Y_{in} = g_m + j\omega C_T$$

$$Y_{in} = 0.188 \text{ mS} + j2\pi f \times 50.8 \text{ fF}$$