

**Description:**

This element implements a behavioral model of a buffer based on the IBIS2 specification.

**Form:** ibis:<instance name>  $n_1$   $n_2$   $n_3$   $n_4$  <parameter list>

- $n_1$  is the input terminal,
- $n_2$  unity voltage ramp source terminal,
- $n_3$  is the output terminal,
- $n_4$  is the reference terminal.

**Parameters:**

Parameter	Type	Default value	Required?
"ibis_file": IBIS filename given by user	TR_STRING	N/A	Yes
VCC : Given VCC (volts)	TR_DOUBLE	N/A	No

**Example:**

ibis:ibis1 4 3 2 0 ibis\_file = "lsi.ibs" Vcc=3.3

**Model Documentation:**

$v_1 = f_1(t)$  [from IBIS V-t (falling/Rising) table]  
 $I_{pu} = f_2(v_1)$  [from IBIS V-I Pullup table]  
 $I_{pd} = f_3(v_1)$  [from IBIS V-I Pulldown table]  
 $I_{gc} = f_4(v_1)$  [from IBIS V-I Power Clamp table]  
 $I_{pc} = f_5(v_1)$  [from IBIS V-I Ground Clamp table]  
 $K_d = v_1 / V_{cc}$   
 $K_u = 1 - K_d$   
 $I_{out1} = (K_u * I_{pu}) + (K_d * I_{pd}) + I_{pc} + I_{gc}$

---

### *Sample Netlist:*

```
vpulse:vrramp1 3 0 v1=0v v2=1000000v td=0n tr=1000000n tf=0n pw=1000000000000ns per=1000000000000ns
*the upper line is REQUIRED AS Given for all instantiations of ibis buffer*

*input gate voltage
vpulse:vgar 4 0 v1=0v v2=3.3v td=0n tr=1.2n tf=1.2n pw=0.5ns per=5ns

res:r3 2 0 r=10

ibis:ibiszz 4 3 2 0 ibis_file = "xyz.abc"
.tran2 tstop=3e-9 tstep=0.1e-9 out_steps=100
.end
```

---

### *References:*

- [1]. ANSI/EIA's IBIS home page,  
<http://www.eigroup.org/ibis/ibis.htm>
- [2]. IBIS modeling Cookbook,  
<http://www.eigroup.org/ibis/ckbook1.htm>
- [3]. IBIS Modeling Resources, [http://www.mentor.com/icx/modeling/ibis\\_modeling.html](http://www.mentor.com/icx/modeling/ibis_modeling.html)
- [4]. "The Development of Analog SPICE Behavioral Model Based on IBIS model", Yin Wang, Han Ngee Tan, Nanyang Technological university, Singapore.  
<http://www.ntu.edu.sg/home/ehntan/glsvlsi.zip>
- [5]. "Extraction of Transient Behavioral Model of Digital I/O Buffers from IBIS", Peivand Tehrani, Yuzhe Chen and Jiayuan Fang, State University of New York at Binghamton,  
<http://www.sigrity.com/papers/ectc96/ectc96ibis.pdf>
- [6]. "A Novel Extraction Method of Analog SPICE Behavioral Model from IBIS Model", Hwan-Mok Jung, Chang-Gene Woo, Pyung Choi, Jong-Hwa Kwon, Jae-Hoon Yun, Kyungpook National University, S.Korea. [http://asiclab.knu.ac.kr/members\\_page/paper/Camera-ready%20Paper.pdf](http://asiclab.knu.ac.kr/members_page/paper/Camera-ready%20Paper.pdf)

---

### *Known Bugs:*

- 1. The model is not valid for frequency analysis.
  - 2. Does not include package parasitics: R\_pkg, C\_pkg, L\_pkg, C\_comp
- 

Version: 2003.05.15

---

### *Credits:*

Name	Affiliation
Ambrish Kant Varma <a href="mailto:ambrish@ieee.org">ambrish@ieee.org</a>	NC State University
Rubina Firdaus Ahmed <a href="mailto:rubina@ieee.org">rubina@ieee.org</a>	NC State University
Nikhil R Mahajan <a href="mailto:nrm94ee330@hotmail.com">nrm94ee330@hotmail.com</a>	NC State University