


1)

(+5)



PMOS
SUBSTRATE
LABELED NODES
METAL I
TOPOLOGY

2)

(+5)

$L = 0.2 \mu\text{m}$
 $W = 0.6 \mu\text{m}$

(+1) L_{eff}
ACTIVE REGION JUST.

(STRONG INV)
 $\approx \sqrt{i_{f1}}$

$V_{in} = 1.1\text{V} \Rightarrow \text{NMOS: } \frac{1.1\text{V} - 0.39\text{V}}{1.3} = V_T \sqrt{i_{f1}}$

$\approx 0.09\text{V}$ MODERATE $i_{f1} = 441$ (+1)

PMOS: $\frac{(1.6\text{V} - 1.1\text{V}) - 0.41\text{V}}{1.3} = V_T \sqrt{i_{f2}}$ (CONSIDERING L_{eff})
 $\approx 0.5\text{V}$
 $\therefore I_D = 182 \mu\text{A}$ (NMOS)
 $= 2.663$

$i_{f2} \approx 13$ FROM GRAPH (+2) (+1) (+1)

SINCE $I_{DN} = I_{DP} \Rightarrow$

$I_{sep} \left(\frac{W}{L}\right)_n i_{f1} = I_{sep} \left(\frac{W}{L}\right)_p i_{f2}$

$W_p = \frac{I_{sep} i_{f1} W_n}{I_{sep} i_{f2}} = \frac{64 \mu\text{m}}{1}$

CONSIDERING L OR $L_{eff} = L - 2L_D$ MAKES NO DIFFERENCE FOR THIS PROBLEM, BUT IF L IS USED FOR ANY CALCUCATION,

(+1) RES ✓
64 μm

L_D SHOULD BE CONSIDERED SINCE L IS SMALL.

$$V_{G1} = 0.339V$$

$$3) a) \quad \cancel{I_{D1}} \quad i_{f2} = i_{f1} \quad (\text{SAME } V_G, V_S, V_B)$$

$$i_{f2} = \frac{5 \mu A}{I_S} = 0.974$$

$\leftarrow I_S, I_{S1} = I_{S2} = I_{S3} = I_S$

$$i_{f2} = i_{f3} \quad (\text{SAME } V_G, V_B \text{ AND } V_{S3} = V_{D2})$$

$$(1) \quad I_{OUT} = I_S i_{f3} \quad (i_{f3} \text{ NEGLIGIBLE, ASSUMING } V_{DS3} > V_{DS3 SAT})$$

$$(2) \quad I_{OUT} = I_S (i_{f2} - \underbrace{i_{f3}}_{=i_{f2}}) \quad (+2) \text{ DERIV}$$

FROM (1) AND (2): (+3) RESULTS

$$\cancel{I_S} i_{f3} = \cancel{I_S} (i_{f2} - i_{f3})$$

$$2 i_{f3} = i_{f2}$$

$$i_{f3} = \frac{i_{f2}}{2} = 0.487$$

$$\text{CHECK } V_{DS3} > V_{DSAT3} = V_T (3 + \sqrt{1.487}) = 0.110V$$

$$\frac{V_G - V_{th}}{n} - V_{D2} = V_T \mathcal{F}(0.487) \quad (M3)$$

$$\frac{V_G - V_{th}}{n} = V_T \mathcal{F}(0.974) \quad (M2)$$

$$\therefore V_{D2} = V_T [\mathcal{F}(0.974) - \mathcal{F}(0.487)] = 0.021V$$

$$\therefore \underline{V_{DS3} \cong 1V} \gg V_{DSAT3} \quad \text{ASSUMPTION CORRECT}$$

b) $I_{OUT} = 2.5 \mu A \quad \left(= \frac{I_{ir}}{2} \right) (+2)$

c) METHOD 1: $V_{OUT MIN} = \underbrace{0.021 V}_{= V_{D2}} + \underbrace{V_{DSAT3}}_{= 0.110 V} = 0.131 V$

METHOD 2:

$(M3 - M2)$ EQUIVALENT TO A LONGER-CHANNEL TRANSISTOR WITH $i_f = i_{f1}$

(+3) $\left\{ \begin{array}{l} (+1) \text{ IF REASONABLE} \\ (+2) \text{ CORRECT.} \end{array} \right.$

$V_{OUT MIN} = V_T (3 + \sqrt{1.974}) = 0.115 V$

d) $r_o = \frac{V_A}{I_{OUT}}$

FOR EQUIVALENT TRANSISTOR, $V_A = \frac{3 \mu m}{0.05 \mu m} = 60 V$

$\frac{\Delta I}{I_{OUT}} = \frac{\Delta V}{I_{OUT} r_o} = \frac{\Delta V}{V_A} = 1.66\%$ (+3) $\left\{ \begin{array}{l} (+1) \text{ IF} \\ \text{SOMEWHAT} \\ \text{REASONABLE} \end{array} \right.$

4) e) $|V_{DSAT5}| = 0.397 V$ (+2) DERIVATION
(+1) LOGIC

VOLTAGES REFERRED TO V_{DD} : (USING ABSOLUTE VALUES)

$\frac{V_{G1} - V_{th}}{n} - \underbrace{V_{S1}}_{= V_{DSAT5}} = V_T \underbrace{f(i_{f1})}_{= 3.86} \quad (1)$

$V_{G1} = 1.06 V$ (+1) RESULT

$\therefore V_{CM MAX} = 1.8 V - 1.06 V = 0.74 V$

b) $|V_{G1}| = 1.8 V - 0.2 V = 1.6 V$

USING (1) \rightarrow FIND $V_{S1} = 0.815 V$ (+2) DERIV

$$\text{REFERRED TO GND} \rightarrow V_{S_1} = 1.8V - 0.815V \\ = 0.985V \quad (+1) \text{ LOGIC}$$

$$V_{\text{OUT MAX}} = \underbrace{V_{S_1}}_{0.985V} - \underbrace{V_{\text{DSAT}_2}}_{0.197V} = \boxed{0.788V} \quad (+1) \text{ RESULT}$$

$$c) I_{\text{BIAS}} = \underbrace{C}_{0.5\text{pF}} \cdot \underbrace{\frac{dV}{dt}}_{\frac{200V}{\mu\text{s}}} = 100\mu\text{A} \quad (+2)$$

$$W_5 = \frac{100\mu\text{A} \times 2\mu\text{m}}{I_{\text{SQP}} i_{f5}} = \boxed{3.8\mu\text{m}} \quad (+1)$$

$$W_1 = W_2 = \frac{50\mu\text{A} \times 2\mu\text{m}}{I_{\text{SQP}} i_{f2}} = \boxed{14.28\mu\text{m}} \quad (+1)$$

$$W_3 = W_4 = \frac{50\mu\text{A} \times 2\mu\text{m}}{I_{\text{SQN}} i_{f3}} = \boxed{11.3\mu\text{m}} \quad (+1)$$